PFC-PWM CONTROLLER HAVING INTERLEAVED SWITCHING

BACKGROUND OF THE INVENTION

Field of the Invention

[0001] The present invention generally relates to the field of switching mode power converters. More particularly, the present invention relates to PFC-PWM controllers.

Description of the Prior Art

[0002] The purpose of Power Factor Correction (PFC) is to correct the line current of a power supply. Power Factor Correction produces a sinusoidal input current waveform that is in phase with the line input voltage. With PFC circuitry in the front-end, a DC-to-DC power converter can significantly reduce the magnitude of power loss and heat dissipation in the power contribution system.

[0003] Recently enacted environmental regulations in the U.S. and in Europe not only require most consumer products to have built-in PFC, but they also strictly limit overall power consumption. Specifically, the amount of power consumption permitted for supervising and remote control purposes has been significantly reduced. Therefore, reducing power consumption under standby mode becomes a major concern among electronics manufacturers.

[0004] Traditional DC-to-DC power converters with PFC have high power consumption under light-load and zero-load conditions. Because of this, many present-day electronic product designs are not compliant with power conservation requirements. Furthermore, when a PFC circuit is cascaded with PWM (pulse width modulation) circuitry, significant switching interference and EMI (electrical-magnetic interference)

can occur. To alleviate these problems, most DC-to-DC power converters incorporate a PWM circuit having some form of synchronous switching.

[0005] One method of synchronizing PFC and PWM signals is described in U.S. Patent No. **5,565,761** (Hwang). Hwang discloses a leading-edge and trailing-edge modulation technique, in which the PFC boost converter switches (the first stage) and the DC-to-DC power converter switches (the second stage) are turned on and off at the same time. This minimizes the duration of the temporary zero-load period and reduces the magnitude of the ripple voltage delivered to the load.

[0006] However, one drawback of Hwang's invention is that power consumption is not reduced under light-load and zero-load conditions. Another drawback of Hwang's invention is poor output response to dynamic loads because of the duty cycle of the second stage being not directly controlled by the output voltage.

[0007] Furthermore, Hwang's invention teaches a DC-to-DC power converter having a dc ok comparator coupled to the first stage. The dc ok comparator prevents the second stage from turning on if the output voltage of the first stage is below a threshold value. However, the dc ok comparator is sensitive to noise interference. Spike and overshoot signals can incorrectly turn on the second stage.

[0008] Another drawback of Hwang's invention is that it generates significant noise and EMI during leading edge and trailing edge switching. To minimize ripple voltage, the PFC boost converter switches and the DC-to-DC converter switches are turned on and off at the same time. However, this technique mutually modulates the switching noise, and doubles its magnitude. Furthermore, the PFC-PWM controller according to Hwang simultaneously conducts the parasitic devices of the PFC and PWM stages. This can result in the creation of a multi-resonant tank that generates substantial high

frequency noise.

[0009] The objective of the present invention is to provide a PFC-PWM controller that overcomes the drawbacks of the prior art. The present invention also includes a means for reducing power consumption while the power converter is operating in standby mode.

SUMMARY OF THE INVENTION

[0010] The present invention provides a PFC-PWM controller having interleaved switching. The PFC-PWM controller includes a PFC stage, a PWM stage, a sequencer, a power manager and an oscillator. The PFC stage is used for generating a PFC signal in response to the line voltage and a first feedback voltage. The PFC signal is used to control the PFC boost converter switches. The PWM stage generates a PWM signal in response to a second feedback voltage. The PWM signal controls the DC-to-DC power converter switches.

[0011] The first feedback voltage is derived from the PFC boost converter feedback loop. The second feedback voltage is derived from the DC-to-DC power converter feedback loop. The magnitudes of these feedback voltages are proportional to the load. Conversely, these two feedback voltages are inversely proportional to the magnitude of the output voltage.

[0012] The PFC-PWM controller includes a power manager to generate a discharge current and a burst-signal. Under light-load conditions, the magnitude of the discharge current is proportional to both the first feedback voltage and the second feedback voltage. When a low-load condition is sustained longer than a first delay-time, this achieves a suspended condition. The burst-signal is generated to disable the PFC signal

while the power supply is in the suspended condition.

[0013] The PFC-PWM controller includes an oscillator for generating a ramp-signal, a slope-signal and a pulse-signal. The ramp-signal and the slope-signal are synchronized with the pulse-signal, such that the pulse-signal is inserted in between the PFC signal and the PWM signal. The rising-edge of the pulse-signal disables the PFC signal. The falling-edge of the pulse-signal enables the PWM signal. The pulse width of the pulse-signal is increased in response to decreases of the discharge current. The first feedback voltage is compared with the slope-signal to generate the PFC signal, and the second feedback voltage is compared with the ramp-signal to generate the PWM signal.

[0014] The PFC-PWM controller includes a sequencer for generating a first enable-signal and a second enable-signal. The enable-signals are used to enable or disable the PFC signal and the PWM signal. Whenever the line input voltage exceeds a third threshold, this indicates a no-brownout condition. A first-state is created if the no-brownout condition sustains longer than a second delay-time. The first-state and an enabled ON/OFF signal achieve a second-state. A third-state is created if the second-state sustains longer than a third delay-time. The third-state will enable the first enable-signal when the burst-signal is disabled. Once the first feedback voltage is higher than a fourth threshold, this indicates a PFC-ready condition, in which the PFC-ready condition associates with the third-state that enable a fourth-state. When the fourth-state sustains longer than a fourth delay-time, this creates a fifth-state. The fifth-state enables the second enable-signal.

[0015] The sequencer generates a proper sequence to switch the PFC signal and the PWM signal. This protects the power converter from incorrectly operating. The pulse width of the pulse-signal ensures a dead time to be inserted after the PFC signal is

turned off and before the PWM signal is turned on. This dead time spreads the switching signal and reduces the switching noise. Furthermore, the pulse width of the pulse-signal is increased and the frequency of the pulse-signal is decreased in response to the decrease of the discharge current. Thus, the power consumption of the power converter under light-load and zero-load conditions can be effectively reduced.

[0016] It is to be understood that both the foregoing general descriptions and the following detailed descriptions are exemplary, and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

[0017] The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

[0018] FIG. **1** shows a block diagram of a PFC-PWM controller according to the present invention.

[0019] FIG. **2** shows a preferred embodiment of a power manager of the PFC-PWM controller according to the present invention.

[0020] FIG. **3** shows a preferred embodiment of an oscillator of the PFC-PWM controller according to the present invention.

[0021] FIG. **4** is a timing diagram showing the signal waveforms of the oscillator of the PFC-PWM controller according to the present invention.

[0022] FIG. **5** shows a preferred embodiment of a sequencer of the PFC-PWM controller according to the present invention.

[0023] FIG. **6** shows a preferred embodiment of a delay timer according to the present invention.

[0024] FIG. **7** shows a preferred embodiment of a PFC stage of the PFC-PWM controller according to the present invention.

[0025] FIG. **8** shows a preferred embodiment of a PWM stage of the PFC-PWM controller according to the present invention.

[0026] FIG. **9** is a timing diagram showing the signal waveforms of the PFC stage and the PWM stage of the PFC-PWM controller according to the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0027] FIG. **1** shows the block diagram of a PFC-PWM controller according to the present invention. The PFC-PWM controller includes a PFC stage **10**. The PFC stage **10** generates a PFC signal **OP1** in response to the line voltage and a feedback voltage **PFC_FB** to control the switches of a PFC boost converter (not shown). The feedback voltage **PFC_FB** is derived from the PFC boost converter feedback loop. When the feedback voltage **PFC_FB** decreases, this represents a proportional decrease of the load, and an increase in the output voltage of the PFC boost converter.

[0028] The PFC-PWM controller further includes a PWM stage **30** for generating a PWM signal **OP2** in response to a feedback voltage **PWM_FB**. The PWM signal **OP2** is used to control the switches of a DC-to-DC power converter (not shown). The feedback voltage **PWM_FB** is derived from the DC-to-DC power converter feedback loop. When the feedback voltage **PWM_FB** decreases, this represents a proportional decrease of the load, and an increase in the output voltage of the DC-to-DC power converter.

[0029] FIG. **2** shows a power manager **50** of the PFC-PWM controller according to the present invention. The power manager **50** generates a discharge current $\mathbf{I_D}$ and a burst-signal **BST**. When the magnitude of the feedback voltage **PFC_FB** drops below the magnitude of a first green-threshold voltage, the discharge current $\mathbf{I_D}$ will be reduced, so that it is proportional with the feedback voltage **PFC_FB**. When the magnitude of the feedback voltage **PWM_FB** drops below the magnitude of a second green-threshold voltage, the discharge current $\mathbf{I_D}$ will be reduced, so that it is also proportional to the feedback voltage **PWM_FB**. Thus, the magnitude of the discharge current $\mathbf{I_D}$ will decrease whenever the feedback voltage **PWM_FB** or the feedback voltage **PFC_FB** decreases below certain levels.

[0030] The burst-signal **BST** is used to disable the PFC signal **OP1** under a suspended condition for power saving. When the boost signal **BST** becomes logic-high, the PFC signal **OP1** will be logic-low, thereby disabling the operation of the PFC boost converter. As FIG. **2** shows, to generate the burst-signal **BST**, the discharge current $\mathbf{I_D}$ mirrors a green-current $\mathbf{I_G}$. The magnitude of the green-current $\mathbf{I_G}$ will be proportional to the discharge current $\mathbf{I_D}$. The green-current $\mathbf{I_G}$ will be converted to a green-voltage $\mathbf{V_G}$ to be compared with a threshold voltage $\mathbf{V_{R1}}$ in a comparator **63**. When the magnitude of the green-voltage $\mathbf{V_G}$ decreases below the magnitude of a threshold voltage $\mathbf{V_{R1}}$, the PFC-PWM controller will enter a low-load state. When the duration of the low-load state exceeds a first delay-time, the PFC-PWM controller will enter the suspended condition. The burst-signal **BST** will be logic-low when the feedback voltage **PFC_FB** exceeds a threshold voltage $\mathbf{V_{R2}}$, while the PFC-PWM controller is under the suspended condition.

[0031] FIG. **3** shows an oscillator **90** of the PFC-PWM controller according to the

present invention. The oscillator **90** generates a ramp-signal **RMP**, a slope-signal **SLP** and a pulse-signal **PLS**. The ramp-signal **RMP** and the slope-signal **SLP** are synchronized with the pulse-signal **PLS**. The PFC signal **OP1** is generated from comparing the feedback voltage **PFC_FB** and the slope-signal **SLP**. The PWM signal **OP2** is generated from comparing the feedback voltage **PWM_FB** and the ramp-signal **RMP**. The rising-edge of the pulse-signal **PLS** disables the PFC signal **OP1**. The falling-edge of the pulse-signal **PLS** enables the PWM signal **OP2**. Therefore the pulse-signal **PLS** is inserted in between the PFC signal **OP1** and the PWM signal **OP2** to avoid simultaneous on/off switching.

[0032] The pulse width of the pulse-signal **PLS** will increase in response to the decrease in the discharge current $\mathbf{I_D}$. Therefore, the frequency of the pulse-signal **PLS** is decreased under light-load and zero-load conditions. As the frequency of the pulse signal **PLS** decreases, the switching frequency of the PFC signal **OP1** and the PWM signal **OP2** will also be reduced. Thus, the power consumption of the power converter can be reduced under light-load and zero-load conditions.

[0033] FIG. **5** shows a sequencer **70** of the PFC-PWM controller according to the present invention. An **ON/OFF** signal is used to turn on the power converter. The sequencer **70** will generate an enable-signal **PFC_EN** to control the PFC signal **OP1** and generates an enable-signal **PWM_EN** to control the PWM signal **OP2**.

[0034] When the line input voltage $\mathbf{V_{IN}}$ exceeds a threshold voltage $\mathbf{V_{R3}}$, this indicates a no-brownout condition. If the no-brownout condition is sustained longer than a second delay-time, the PFC-PWM controller enters a first state. If the **ON/OFF** signal is enabled in the first state, the PFC-PWM controller will enter a second state. When the second state is sustained longer than a third delay-time, the PFC-PWM

controller will enter a third state. If the burst-signal **BST** is disabled in the third state, the enable signal **PFC_EN** will be enabled. A PFC-ready condition exists whenever the feedback voltage **PFC_FB** exceeds a threshold voltage $\mathbf{V_{R4}}$. If the PFC-ready condition exists in the third state, the PFC-PWM controller will enter a fourth state. If the fourth state is sustained longer than a fourth delay-time, the PFC-PWM controller will enter a fifth state. When the fifth state is active, the enable signal **PWM_EN** will be enabled.

[0035] The sequencer **70** protects the power converter from incorrectly operating by generating a proper sequence to control the PFC signal **OP1** and the PWM signal **OP2**. The pulse width of the pulse-signal **PLS** ensures a dead time, which exists after the PFC signal **OP1** is turned off and before the PWM signal **OP2** is turned on. This dead time spreads the switching signal and reduces the switching noise. Furthermore, the pulse width of the pulse-signal **PLS** determines the maximum duty cycle of the PFC signal **OP1** and the PWM signal **OP2**. The pulse width of the pulse-signal **PLS** is increased and the frequency of the pulse-signal **PLS** is decreased in response to the decrease of the discharge current $\mathbf{I_D}$. Therefore, the power consumption of the power converter can be reduced under light-load and zero-load conditions.

[0036] Further referring to FIG. **2**, the power manager **50** includes a current source **60** supplied with a voltage source $\mathbf{V_{CC}}$ for limiting the maximum magnitude of the discharge current $\mathbf{I_D}$. The power manager **50** also includes a first V-I converter, consisting of an operation amplifier **61**, a transistor **51**, and a resistor $\mathbf{R_A}$. When the magnitude of the feedback voltage **PFC_FB** exceeds the magnitude of a threshold voltage $\mathbf{V_{RA}}$, the first V-I converter will generate a first V-I current in response to the feedback voltage **PFC_FB**. The magnitude of the first V-I current also depends on the resistance of the resistor $\mathbf{R_A}$. The power manager **50** also includes a second V-I

converter, consisting of an operation amplifier **62**, a transistor **52**, and a resistor $\mathbf{R_B}$. When the magnitude of the feedback voltage **PWM_FB** exceeds the magnitude of a threshold voltage $\mathbf{V_{RB}}$, the second V-I converter will generate a second V-I current in response to the feedback voltage **PWM_FB**. The magnitude of the second V-I current also depends on the resistance of the resistor $\mathbf{R_B}$.

[0037] The power manager **50** also includes a first current mirror, consisting of three transistors **53**, **55** and **57**. A source of each of the transistors **53**, **55** and **57** are connected to the current source **60**. The gates of these three transistors **53**, **55** and **57** are connected to a drain of the transistor **53**. The first V-I current flowing via the drain of the transistor **53** drives the transistor **55** to produce a first discharge current $\mathbf{I_1}$. The first V-I current flowing via the drain of the transistor **53** also drives the transistor **57** to produce a first green-current $\mathbf{I_{G1}}$.

[0038] The power manager **50** also includes a second current mirror, consisting of three transistors **54**, **56** and **58**. A source of each of the transistors **54**, **56** and **58** are connected to the current source **60**. A gate of each of the transistors **54**, **56** and **58** are connected to a drain of the transistor **54**. The second V-I current flowing through the drain of the transistor **54** drives the transistor **56** to produce a second discharge current $\mathbf{I_2}$. The second V-I current flowing through the drain of the transistor **54** also drives the transistor **58** to produce a second green-current $\mathbf{I_{G2}}$.

[0039] The first discharge current $\mathbf{I_1}$ and the second discharge current $\mathbf{I_2}$ are coupled together to produce the discharge current $\mathbf{I_D}$. The threshold voltage $\mathbf{V_{RA}}$ represents the light-load threshold for the PFC boost converter. The threshold voltage $\mathbf{V_{RB}}$ represents the light-load threshold for the DC-to-DC power converter. When the feedback voltage **PFC_FB** exceeds the threshold voltage $\mathbf{V_{RA}}$, the first discharge current $\mathbf{I_1}$ will increase

accordingly. When the feedback voltage **PWM_FB** exceeds the threshold voltage $\mathbf{V_{RB}}$, the second discharge current $\mathbf{I_2}$ will increase accordingly.

[0040] The first green-current $\mathbf{I_{G1}}$ and the second green-current $\mathbf{I_{G2}}$ are coupled together to produce the green-current $\mathbf{I_G}$. The green-current $\mathbf{I_G}$ is converted to a green-voltage $\mathbf{V_G}$ via a resistor $\mathbf{R_C}$. The resistor $\mathbf{R_C}$ is connected between a drain of the transistor **57** and the ground reference. The green-voltage $\mathbf{V_G}$ is compared with the threshold voltage $\mathbf{V_{R1}}$ in a comparator **63**. A positive input of the comparator **63** is supplied with the threshold voltage $\mathbf{V_{R1}}$. A negative input of the comparator **63** is connected to the resistor $\mathbf{R_C}$.

[0041] The power manager **50** also includes a first delay-timer **65**. The first delay-timer **65** determines the first delay-time. An input of the first delay-timer **65** is connected to an output of the comparator **63**. A hysteresis comparator **69** is used to compare the feedback voltage **PFC_FB** with a threshold voltage $\mathbf{V_{R2}}$. A negative input of the hysteresis comparator **69** is supplied with the feedback voltage **PFC_FB**. A positive input of the comparator **69** is supplied with the threshold voltage $\mathbf{V_{R2}}$. An output of an AND gate **67** produces the burst-signal **BST**. An output of the first delay-timer **65** and an output of the comparator **69** are respectively connected to a first input and a second input of the AND gate **67**. The burst-signal **BST** will become logic-low when the magnitude of the feedback voltage **PFC_FB** exceeds the magnitude of the threshold voltage $\mathbf{V_{R2}}$. The burst-signal **BST** will be disabled when the feedback voltage **PFC_FB** is higher than the threshold voltage $\mathbf{V_{R2}}$, which ensures that the output of the DC-to-DC power converter can be well regulated. If the magnitude of the feedback voltage **PFC_FB** decreases below the magnitude of the threshold voltage $\mathbf{V_{R2}}$, the PFC boost converter will be unable to supply sufficient output voltage to the DC-to-DC

power converter. Therefore, the PFC boost converter is not allowed to turn off for power saving.

[0042] Further referring to FIG. **3**, the oscillator **90** includes a current source **100** for supplying the charge current of the ramp-signal **RMP** and the discharge current of the slope-signal **SLP**. The oscillator **90** also includes a first current mirror consisting of three transistors **120**, **121** and **122**. A source of each of the transistors **120**, **121** and **122** are connected to the ground reference. A gate of each of the transistors **120**, **121** and **122** are connected to a drain of the transistor **120**. The current source **100** drives the drain of the transistor **120** to produce a slope-discharge current via a drain of the transistor **121**. The current source **100** also drives the drain of the transistor **120** to produce an osc-current via a drain of the transistor **122**.

[0043] Two switches **105** and **106,** and a capacitor **99** are used to generate the slope-signal **SLP**. The two switches **105** and **106** are controlled to alternately conduct. The two switches **105** and **106** are connected in series. A reference voltage $\mathbf{V_H}$ is supplied to a first terminal of the switch **105**. A second terminal of the switch **106** is connected to the drain of the transistor **121**. The capacitor **99** is coupled to the junction of the switch **105** and the switch **106**. Once the switch **105** is turned on, the capacitor **99** will be charged up to the reference voltage $\mathbf{V_H}$.

[0044] The slope-discharge current discharges the capacitor **99** when the switch **106** is turned on. The two transistors **124** and **125** are connected to form a second current mirror. The sources of two transistors **124** and **125** are both supplied with the voltage source $\mathbf{V_{CC}}$. The gates of two transistors **124** and **125** are connected to a drain of the transistor **124**. The osc-current drives the drain of the transistor **124** to produce a ramp-charge current via a drain of the transistor **125**. Two transistors **128** and **129** are

connected to form a third current mirror. The sources of two transistors **128** and **129** are connected to the ground reference. The gates of the two transistors **128** and **129** are connected to a drain of the transistor **128**. The discharge current $\mathbf{I_D}$ drives the drain of the transistor **128** to produce a ramp-discharge current via a drain of the transistor **129**.

[0045] Two switches **101** and **102,** and a capacitor **97** are used to produce the ramp-signal **RMP**. The switches **101** and **102** are controlled to alternately conduct. The two switches **101** and **102** are connected in series. The ramp-charge current is supplied to a first terminal of the switch **101**. A second terminal of the switch **102** is supplied with the ramp-discharge current. The capacitor **97** is connected to the junction of the switch **101** and the switch **102**. Once the switch **101** is turned on, the ramp-charge current will start to charge up the capacitor **97**. When the switch **102** is turned on, the ramp-discharge current will discharge the capacitor **97**. The negative inputs of a comparator **91** and a comparator **92** are connected to the junction of the switch **101** and the switch **102**. This allows the ramp-signal **RMP** to be detected. A positive input of the comparator **91** is supplied with the reference voltage $\mathbf{V_H}$. A positive input of the comparator **92** is supplied with a reference voltage $\mathbf{V_L}$. The magnitude of the reference voltage signal $\mathbf{V_H}$ is higher than the magnitude of the reference voltage $\mathbf{V_L}$.

[0046] A NAND gate **93** and a NAND gate **94** are used for generating the pulse-signal **PLS** at an output of the NAND gate **93**. The output of the NAND gate **93** is connected to a second input of the NAND gate **94**. An output of the NAND gate **94** is connected to a second input of the NAND gate **93** to form a latch circuit. A first input of the NAND gate **93** is connected to an output of the comparator **91**. A first input of the NAND gate **94** is connected to an output of the comparator **92**. An inverter **95** is used to generate an inverse pulse-signal **INV**. An input of the inverter **95** is connected to the

output of the NAND gate **93**. The pulse-signal **PLS** is used to enable the switches **102** and **105**. The inverse pulse-signal **INV** is used to enable the switches **101** and **106**.

[0047] FIG. **4** shows the signal waveforms of the oscillator **90** of the PFC-PWM controller of the present invention. The ramp-charge current and the capacitance of the capacitor **97** determine the rising time of the ramp-signal **RMP**. The pulse-signal **PLS** becomes logic-high once the magnitude of the ramp-signal **RMP** reaches the magnitude of the reference voltage $\mathbf{V_H}$. The amplitude of the ramp-discharge current and the capacitance of the capacitor **97** determine the falling time of the ramp-signal **RMP**. The pulse-signal **PLS** will become logic-low when the ramp-signal **RMP** decreases to the reference voltage $\mathbf{V_L}$. The duration of the falling time of the ramp-signal **RMP** also determines the pulse width $\mathbf{T_D}$ of the pulse-signal **PLS**.

[0048] The pulse width $\mathbf{T_D}$ of the pulse-signal **PLS** increases in response to the decrease of the discharge current $\mathbf{I_D}$. The slope-signal **SLP** is maintained at the level of the reference voltage $\mathbf{V_H}$ during the level of the pulse-signal **PLS** is logic-high. The falling time of the slope-signal **SLP** is generated in response to the magnitude of the slope-discharge current and the capacitance of the capacitor **99**. The duration of the falling time of the slope-signal **SLP** is equal to the duration of the rising time of the ramp-signal **RMP**.

[0049] Further referring to FIG. **5**, the sequencer **70** includes a comparator **75** for comparing the line input voltage $\mathbf{V_{IN}}$ with a threshold voltage $\mathbf{V_{R3}}$. A positive input of the comparator **75** is supplied with the line input voltage $\mathbf{V_{IN}}$. A negative input of the comparator **75** is supplied with the threshold voltage $\mathbf{V_{R3}}$. When the line input voltage $\mathbf{V_{IN}}$ is sufficiently high, this indicates a no-brownout condition. A second delay-timer **71** is used to determine a second delay-time. An input of the second delay-timer **71** is

connected to an output of the comparator **75**. Once the no-brownout condition is sustained longer than the second delay-time, the sequencer **70** will enter a first state.

[0050] The sequencer **70** also includes an AND gate **77**. A first input of an AND gate **77** is connected to an output of the second delay-timer **71**. A second input of the AND gate **77** is supplied with the **ON/OFF** signal. When the signal supplied by an output of the AND gate **77** is high, the sequencer **70** will enter a second state.

[0051] A third delay-timer **72** is used to determine a third delay-time. When the second state is sustained longer than the third delay-time, the sequencer **70** will enter a third state. An input of the third delay-timer **72** is connected to the output of the AND gate **77**. An input of an inverter **74** is supplied with the burst-signal **BST**. An AND gate **79** is used to produce the enable-signal **PFC_EN**. A first input of the AND gate **79** is connected to an output of the inverter **74**. A second input of the AND gate **79** is connected to an output of the third delay-timer **72**. A comparator **76** is used for comparing the feedback voltage **PFC_FB** with a threshold voltage V_{R4}. A positive input of the comparator **76** is supplied with the feedback voltage **PFC_FB**. A negative input of comparator **76** is supplied with the threshold voltage V_{R4}. When an output signal of the comparator **76** is logic-high, this indicates that the sequencer **70** is in a PFC-ready state.

[0052] The sequencer **70** also includes an AND gate **78**. A first input of the AND gate **78** is connected to the output of the third delay-timer **72**. A second input of the AND gate **78** is connected to an output of the comparator **76**. When the signal supplied by an output of the AND gate **78** becomes logic-high, then the sequencer **70** will enter a fourth state. A fourth delay-timer **73** determines a fourth delay-time. An input of the fourth delay-timer **73** is connected to the output of the AND gate **78**. If the fourth state

is sustained longer than the fourth delay-time, the sequencer **70** will enter a fifth state. When the sequencer **70** is in the fifth state, the enable-signal **PWM_EN** will be enabled.

[0053] FIG. **6** shows a preferred embodiment of constructing a delay-timer. The preferred embodiment of the delay timer according to the present invention is built from five cascaded flip-flops. It includes five flip-flops **81**, **82**, **83**, **84** and **85**. It is to be understood that the present invention also covers variations to this delay-timer. The delay-timer may consist of any number of cascaded flip-flops. It is also to be understood that the present invention also covers variations to this delay-timer, wherein entirely different means are used to produce a delay-time. The purpose here is simply to demonstrate one possible implementation of a delay-timer. The operation of this circuit will be well known to those skilled in the art, and therefore details thereof will not be discussed herein.

[0054] FIG. **7** shows a preferred embodiment of the PFC stage **10**. A comparator **15** is used for comparing the feedback voltage **PFC_FB** with the slope-signal **SLP**. A positive input of the comparator **15** is supplied with the feedback voltage **PFC_FB**. A negative input of the comparator **15** is supplied with the slope-signal **SLP**. An input of an inverter **21** is supplied with the pulse-signal **PLS**. An input of an inverter **29** is supplied with a protection-signal **OVR1**. The protection-signal **OVR1** indicates the presence of fault conditions in the PFC boost converter, such as over-voltage, over-current, and over-temperature. A first input of an AND gate **26** is connected to an output of the inverter **21**. A second input of the AND gate **26** is connected to an output of the inverter **29**. A flip-flop **11** and a flip-flop **12** are used for producing the PFC signal **OP1** from an output of the flip-flop **12**. The D-inputs of the flip-flop **11** and **12** are both

supplied with the enable-signal **PFC_EN**. A clock-input of the flip-flop **12** is connected to an output of the flip-flop **11**. A reset-input of the flip-flop **11** is connected to the output of the inverter **21**. A reset-input of the flip-flop **12** is connected to an output of the AND gate **26**. A delay circuit **17**, consisting of two NOT gates **22** and **23** connected in series, has an input connected to the output of the inverter **21**. A first input of an AND gate **25** is connected to an output of the comparator **15**. A second input of an AND gate **25** is connected to an output of the delay circuit **17**. An output of the AND gate **25** is connected to a clock-input of the flip-flop **11**.

[0055] FIG. **8** shows a preferred embodiment of the PWM stage **30**. A comparator **35** is used for comparing the feedback voltage **PWM_FB** with the ramp-signal **RMP**. A positive input of the comparator **35** is supplied with the feedback voltage **PWM_FB**. A negative input of the comparator **35** is supplied with the ramp-signal **RMP**. An input of an inverter **39** is supplied with the pulse-signal **PLS**. An input of an inverter **38** is supplied with a protection-signal **OVR2**. The protection-signal **OVR2** is utilized to indicate fault conditions in the DC-to-DC power converter, such as over-voltage, over-current and over-temperature. A first input of an AND gate **34** is connected to an output of the comparator **35**. A second input of an AND gate **34** is connected to an output of the inverter **38**. The D-inputs of a flip-flop **31** and a flip-flop **32** are both supplied with the enable-signal **PWM_EN**. The clock-inputs of the flip-flops **31** and **32** are connected to an output of the inverter **39**. A reset-input of the flip-flop **31** is connected to an output of the AND gate **34**. A comparator **36** is used for comparing a threshold voltage $\mathbf{V_{R5}}$ with the ramp-signal **RMP**. The comparator **36** also determines the maximum duty cycle of the PWM signal **OP2**. A positive input of the comparator **36** is supplied with the threshold voltage $\mathbf{V_{R5}}$. A negative input of the comparator **36** is supplied with the

ramp-signal **RMP**. The output of the comparator **36** is connected to a reset-input of the flip-flop **32**. An AND gate **33** generates the PWM signal **OP2**. A first input of the AND gate **33** is connected to an output of the flip-flop **31**. A second input of the AND gate **33** is connected to an output of the flip-flop **32**. A third input of the AND gate **33** is connected to the output of the inverter **39**.

[0056] FIG. **9** is a timing diagram showing the waveforms of the PFC signal **OP1**, the PWM signal **OP2**, the ramp-signal **RMP**, and the slope-signal **SLP**. The PWM signal **OP2** is high whenever the magnitude of the feedback signal **PWM_FB** exceeds the magnitude of the ramp-signal **RMP**. The PFC signal **OP1** is high whenever the magnitude of the feedback signal **PFC_FB** exceeds the magnitude of the slope-signal **SLP**. The duration of the period $\mathbf{T_D}$ is equal to the pulse width of the pulse-signal **PLS**. During this period, both the PFC signal **OP1** and the PWM signal **OP2** are turned off.

[0057] Under light-load and zero-load conditions, the length of the period $\mathbf{T_D}$ will increase in response to the decreases in the load. Therefore, the switching frequency and the power consumption of the power converter can be effectively reduced.

[0058] It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the present invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided that they fall within the scope of the following claims and their equivalents.